This study examined the effect of GaN grown by metalorganic vapor phase epitaxy at low temperature ͑LT-GaN͒ on the surface of Al 0.25 Ga 0.75 N / GaN heterostructures. Depositing a high-resistivity LT-GaN surface layer on the Al 0.25 Ga 0.75 N / GaN heterostructures increased both the sheet carrier concentrations and the electron mobility. This enhancement changed when the LT -GaN high-resistivity layer was removed by high-density-plasma etching. These observations are attributable to the passivation effect, implying that the LT-GaN behaves like a dielectric film, such as silicon dioxide, to passivate the surface states, yielding a different, maybe lower, electronic density of states than that of the Al 0.25 Ga 0.75 N free surface. Hall-effect measurement and gate lag measurement were performed on the field-effect transistor devices to clarify the effect of LT The outstanding performance of AIGaN/ GaN heterostructure field-effect transistors (HFETs) operated at high power and high temperature is widely recognized.
1 Performance at high-power and high temperatures can be improved by reducing gate leakage current, specifically at high voltages and elevated temperatures. An insulating gate layer can be used to achieve these results. To our knowledge, Si 3 N 4 ,Ga 2 O 3 ,Gd 2 O 3 , SiO 2 ,Ta 2 O 3 , and polymer poly (PBT) can all be used as the insulating material of nitride-based HFETs, but none of these insulating materials can be prepared by in situ process [2] [3] [4] [5] GaN grown at low temperature ͑LT-GaN͒, which is commonly used as a nucleation layer on sapphire, has been shown to have poor crystalline quality. 6 It behaves quite differently from a typical high-temperaturegrown GaN layer, so LT-GaN should be useable as a stable insulating gate layer for nitride-based HFETs. III-nitridebased HFETs with a high-resistivity LT-GaN cap layer have at least the advantage of a structure that does not require extra growth. steps to prepare dielectric films, so surface contamination can be prevented. Additionally, the electronic density of state in the AlGaN/ LT-GaN interface of the nitride-based HFETs with LT-GaN cap layer is lower than that of HFETs with an AlGaN free surface. Several groups have obtained similar results for the passivation effect of dielectric films on FETs. 7, 8 In this study, both the sheet carrier concentration and the electron mobility in the LT-GaN/ Al 0.25 Ga 0.75 N / GaN heterostructure are substantially higher than that of the Al 0.25 Ga 0.75 N / GaN heterostructure, as will be discussed in detail.
All of the samples used in this study were grown on c-face (0001) sapphire substrates by metalorganic vapor phase epitaxy (MOVPE) reactor. 9 A 30-nm-thick GaN nucleation layer was first grown on the sapphire substrate at 560°C. The temperature was then raised to 1060°C to grow a 2-m-thick undoped GaN ͑n ϳ 3 ϫ 10 16 cm −3 ͒ buffer layer. A 50-nm-thick highly resistive Mg-doped GaN layer was subsequently grown on top of the buffer layer to eliminate the side gating effect and the substrate leakage current. 10 A 0.3-m-thick undoped GaN was then grown at 1060°C as a channel layer, followed by a 5-nm-thick undoped Electronic mail: jksheu2003@yahoo.com.tw APPLIED PHYSICS LETTERS VOLUME 85, NUMBER 8 of 2DEG (two-dimension electron gas), n s,2DEG can be tentatively described by
where e is the electronic charge and pol is the polarizationinduced sheet charges at the Al x Ga 1−x N / GaN heterointerface. 7 The Hall-effect measurements reveal that the LT-GaN cap layer of sample A has a resistivity that greatly exceeds 10 11 ⍀ / ᮀ. The LT-GaN is suggested to be a highly compensated material because deep acceptor states originate from the high density of defects in the structure. Further investigations are under way to confirm this claim. Therefore, this finding differs from that for the conventional GaN/ Al x Ga 1−x N / GaN heterostructure, for which the hightemperature growth ͑ϳ1100°C͒ of a GaN cap layer reduces the 2DEG density. 14 Table I indicates that LT-GaN cap layer can result in an increase of charge density at the Al 0.25 Ga 0.75 N / GaN heterointerface above that of the free surface structure of sample B. This result can be explained by the fact that the LT-GaN cap layer should be able to alter and/or reduce the electronic density of states at the Al 0.25 Ga 0.75 N surface. 7, 8 The changes in carrier concentration and transport properties of sample A upon the removal of the LT-GaN cap layer is studied to clarify further the effect of the layer on the electrical characteristics of Al 0.25 Ga 0.75 N / GaN heterostructures. After the samples were measured, the contact areas were masked off and then the LT-GaN cap layer etched away using Cl 2 -based plasma to eliminate sample-to-sample variation. When the LT-GaN cap layer was removed, yielding sample C, the Hall-effect measurement was repeated. The roomtemperature sheet carrier concentrations of samples A and C are 1 ϫ 10 −13 and 7.5ϫ 10 12 /cm 2 , respectively. The value for sample C slightly exceeds that for, sample B with the free Al 0.25 Ga 0.75 N surface. Based on the earlier assertion that the electrical properties of AlGaN/ GaN heterostructure relate to surface state, this difference between these two samples (samples B and C) can be attributed to the difference between surface states even if all samples have a free surface. Restated, the plasma etching process alters the surface state, making it different from that of the as-grown surface of for example sample B. Therefore, samples A and C are compared to elucidate the passivation effect of LT-GaN on Al 0.25 Ga 0.75 N / GaN heterostructure. The enhancement of the sheet carrier concentration should be reversible, so removing the LT-GaN cap layer eliminates the enhancement.
For FET processing, ion implantation of Mg ions into the samples for electrical isolation was first performed to define the active region of Al 0.25 Ga 0.75 N / GaN HFETs. Plasma etching was performed on sample A to etch away the LT-GaN layer in the source/drain areas and then the Ti/ Al/ Ti/ Au͑50/ 100/ 50/ 200 nm͒ multilayer metals were deposited onto the exposed Al 0.25 Ga 0.75 N layer to serve as source/drain electrodes. Ni/ Au͑100/ 100 nm͒ Schottky contacts were then deposited on the LT-GaN layer of the gate areas to serve as the gate electrodes. The length and the width of the gate of fabricated devices were 0.5 and 100 m respectively. The processing of sample B was similar to that of sample A, but without the added dry etching process. In other words, the only difference was that the Schottky gate metal was deposited on top of the Al 0.25 Ga 0.75 N barrier layer for sample B.
Samples A have a saturation drain current ͑I DS ͒ of around 680 mA/ mm when V GS is 0 V, which greatly exceeds that of sample B, which have a saturation drain current ͑I DS ͒ of around 186 mA/ mm when V GS is 0 V. This result is attributable to the increase in both the carrier concentration and the mobility associated with the LT-GaN surface passivation layer, and is consistent with the Hall measurements; listed in Table I . The typical threshold voltages were around −14 and −5 V for samples A and B, respectively. The larger threshold voltage of sample A was attributable to the larger distance between the Schottky gate metal and the 2DEG channel layer, due to the insertion of the LT-GaN layer. Figure 1 indicates that the maximum values of I dss were 735 and 236 mA/ mm for samples A and B, respectively. The maxi- mum values of G m were 70 and 48 mS/ mm for samples A and B, respectively. These figures clearly demonstrate that the dc performance of sample A is much better than those of sample B. In other words, the current driving ability sample A greatly exceeded that of sample B, because the former had a higher carrier concentration and higher carrier mobility. Additionally, the G m profile of sample A was much broader than those of sample B, which is consistent with the fact that the Schottky gate metal in samples A was farther away from the 2DEG layer. The broad G m profile could in turn result in a larger gate voltage swing, improving the linearity and the dynamic range of power. Furthermore, gate lag measurements were made to clarify further the effect of LT-GaN cap layer on the Al 0.25 Ga 0.75 N / GaN HFETs. Gate lag is generally caused by surface states that act as electron traps in the access regions between the metal contacts, reducing the drain current. The trapped electrons deplete the 2DEG in the access regions of the device, limiting the drain current. [15] [16] [17] In the following measurements of gate lag, V GS was pulsed from the threshold voltage, V t , to 0 V, while V DS was swept from 0 to 15 V. The period of pulsation was 50 ms, and the width of the pulse was 0.5 ms. Figures 2(a) and 2 (b) present the measured gate lags for samples A and B, respectively. The drain current of samples A declined by 5% or less while sample B declined by around 30%. Theses results are consistent with the assumption that the LT-GaN cap layer can at last partially passivate surface states. This result is similar to that obtained for AlGaN/ GaN HFETs with MgO and Sc 2 O 3 passivation. 8 In sum, the extent to which high-resistivity GaN grown by MOVPE at a low temperature affects Al 0.25 Ga 0.75 N / GaN heterostructures was studied. The LT-GaN cap layer increased both the sheet carrier concentrations and the electron mobility in the Al 0.25 Ga 0.75 N / GaN heterostructure, perhaps by reducing b at the Al x Ga 1−x N / LT-GaN interface since the LT-GaN cap layer can alter and/or reduce the electronic density of states at the Al 0.25 Ga 0.75 N surface. These results differed from those of the GaN/ Al x Ga 1−x N / GaN heterostructure and are very similar to those devices with surface passivation by dielectric films. Furthermore, the findings indicate that the enhancement in the sheet carrier concentration is reversible, meaning that removing the LT-GaN cap layer eliminates it, implying that the Al 0.25 Ga 0.75 N / GaN interface has a different, perhaps lower, electronic density of states than the Al 0.25 Ga 0.75 N free surface (sample B). However, the Al 0.25 Ga 0.75 N / GaN HFETs with LT-GaN cap layer also exhibited a better dc performance than the samples without LT-GaN cap layer.
